I'm not in a position to add anything but suggest maybe crossposting this to r/FPGA for ideas from folks thinking about HDL regularly.
I'm not in a position to add anything but suggest maybe crossposting this to r/FPGA for ideas from folks thinking about HDL regularly.